

PCTWORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification: G11B 5/39, 5/33, 5/035	A1	(11) International Publication Number: WO 96/18189 (43) International Publication Date: 13 June 1996 (13.06.96)
(21) International Application Number: PCT/US95/16212 (22) International Filing Date: 8 December 1995 (08.12.95) (30) Priority Data: 08/353,681 9 December 1994 (09.12.94) US (71) Applicant: CONNER PERIPHERALS, INC. [US/US]; 3081 Zanker Road, San Jose, CA 95134-2128 (US). (72) Inventors: SHRINKLE, Louis, J.; 1856 Wilstone Avenue, Leucadia, CA 92024 (US). SCHWALL, Matthew; 1363 Shingly Place, Escondido, CA 92026 (US). (74) Agent: FAIRBAIRN, David, R.; Kinney & Lange, P.A., Suite 1500, 625 Fourth Avenue South, Minneapolis, MN 55415-1659 (US).		(81) Designated States: CA, CN, JP, KR, MX, SG, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>
(54) Title: APPARATUS FOR COMPENSATING FOR NON-LINEAR CHARACTERISTICS OF MAGNETORESISTIVE HEADS		
(57) Abstract <p>An apparatus that compensates for the asymmetry and the baseline shift in the signal generated by a magnetoresistive head. The apparatus stores a first correction factor for the baseline shift, a second correction factor for correcting the amplitude of positive portion of the signal and a third correction factor for correcting the amplitude of negative portion of the signal. The first correction factor for correcting for baseline shift is added to the signal generated by the magnetoresistive head to generate a baseline corrected signal. The baseline corrected signal is then monitored for positive and negative excursion from the baseline and the positive excursions are multiplied by the second correction factor and the negative excursions are multiplied by the third correction factor for generating a compensated signal.</p>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

APPARATUS FOR COMPENSATING FOR NON-LINEAR
CHARACTERISTICS OF MAGNETORESISTIVE HEADS

BACKGROUND OF THE INVENTION

5 The present invention is generally related to
magnetoresistive heads used in disk drive systems for
recovering data stored on magnetic disk. In particular,
the present invention relates to an apparatus for
compensating for the non-linear response to flux
10 exhibited by magnetoresistive head.

 Magnetoresistive heads are read only devices that
are being used in both flexible and rigid magnetic
memory system, such as disk drive system, to recover
data recorded on the magnetic media of the magnetic
15 memory system. Magnetoresistive heads respond to the
magnitude of the flux being sensed by the magneto-
resistive head where inductive heads respond to the
rate of change in flux being sensed by the inductive
head. This is one of the characteristics of the
20 magnetoresistive head that have resulted in an increase
in the areal density that data can be record on the
magnetic medium over that which was previously realized
using inductive heads.

 The magnetoresistive head has a non-linear response
25 to the magnitude of flux as a function of the
orientation of the flux. This results in the signal
generated by the magnetoresistive head being
asymmetrical, that is the magnitude of the positive
portion of the signal will be different than the
30 magnitude of the negative pulse portion of the signal
with all other factors being constant except for the
orientation of the flux. The asymmetry of the signal
further cause a baseline shift in the signal due to the
AC coupling employed in recovering the signal generated
35 by the magnetoresistive head.

 The combined effect of the asymmetry and baseline
shift in the signal can cause a data detector, which

recovers the data from the signal, to have an increase in the number of error in the decoded data detector because typical data detector assumed a symmetrical signal with no baseline shift.

5 Many disk drive systems use digital data detector to recover the data from the analog signal generated by a magnetoresistive head. In such systems, an analog to digital (A/D) convertor is used to convert the analog
10 signal into a series of digital signal which will be used by a data detector to detect the data encoded in the analog signal. The value of the digital signal is effected by the asymmetry and the baseline shift of the analog signal being sampled such that the value of the
15 digital signal produced from the analog signal being sampled can have a different value than the digital signal would have had if the analog signal was symmetrical and had no baseline shift. The digital
20 detectors expects the output of the analog to digital convertor to produce digital signals having specified values based upon a symmetrical analog signal with no baseline shift being provided to the analog to digital
25 convertor. The resulting differences in value of the digital signals produced by the analog to digital convertor in response to an asymmetrical analog signal having a baseline shift can cause the data detector to erroneously interpret the digital signal produced by the analog to digital convertor.

SUMMARY OF THE INVENTION

30 Briefly, the present invention provides an apparatus which stores a first correction factor for correcting the baseline shift from a baseline reference, a second correction factor for correcting the peak
35 amplitude of positive portion of the signal generated by the magnetoresistive head to a specified value and a third correction factor for negative peak amplitude of negative portion of the signal generated by the magnetoresistive head to a specified value. The

apparatus adds the first correction factor to the signal generated by the magnetoresistive head to generate a baseline corrected signal. The apparatus monitors the value of the baseline corrected signal for positive and negative excursion from the baseline reference and then multiplies the positive excursions by the second correction factor and the negative excursion by the third correction factor thereby providing a compensated signal which has been compensated for the non-linear response of the magnetoresistive head to the orientation of flux and for baseline shift.

An advantage of the invention is that the apparatus will compensate for asymmetry and baseline shift in the signal generated by a magnetoresistive head.

Another advantage of the invention is that when the compensated signal is detected by the data detector less errors will result in detected data provided by the data detector.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described with respect to the particular embodiments thereof and reference will be made to the drawings, in which:

FIGURE 1 is a block diagram of a digital apparatus for compensating for the asymmetry and baseline shift in a signal generated by a magnetoresistive head;

FIGURE 2A is a representation of an analog signal generated by a magnetoresistive head having asymmetry and baseline shift;

FIGURE 2B is a representation the analog signal of FIGURE 2A which has been corrected for base line shift; and

FIGURE 2C is a representation of the analog signal of FIGURE 2A which has been corrected for asymmetry and baseline shift.

DETAILED DESCRIPTION OF THE INVENTION

The apparatus of the invention is described in a

digital form for use between the analog to digital convertor and the digital data detector in a digital read channel. Where the disk drive system employs an analog data detector in an analog read channel or the apparatus of the invention is to be inserted prior to the digital to analog convertor in a digital read channel, it is well within the state of the art to convert the digital apparatus of the invention disclosed herein into a analog apparatus performing the same functions.

The digital apparatus of the invention is shown in Fig. 1. The analog signal generated by the magneto-resistive head is provided on line 44 to the analog to digital convertor 8. The analog signal may have been processed by the read channel but the resulting analog signal will still have the asymmetry and baseline shift of the original analog signal. The digital to analog convertor 8 receives an analog signal which is illustrated in Figure 2A. The analog signal is shown, for example purposes, as having a negative baseline shift and asymmetry where the positive excursion is greater in amplitude than the negative excursion. A positive peak signifies a point of flux reversal from a first orientation to a second orientation and a negative peak signifies a point of flux reversal from a second orientation to a first orientation. The analog signal will have a zero value when the positive and negative charges of the system coupling capacitors are balanced. Data detectors identify the positive peaks, the negative peaks and the zero values of the signal in recovering the data from the signal and expect the amplitude of the positive peak to ideally have a value of +1 and the amplitude of the negative peak to ideally have a value of -1 and the baseline to have a value of 0.

A typical disk drive system includes a plurality of magnetic disk where each side of each disks may have an associated magnetoresistive head for recovering the data recorded on that side of that magnetic disk. Therefore,

the contents of RAM 10, which is connected to microprocessor 9 by bus 30, will contain for each magnetoresistive head used in the disk drive system a first correction factor for compensating for baseline shift from a referenced baseline value, a second correction factor for correcting the amplitude of positive portion of the signal generated by the magnetoresistive head and a third correction factor for correcting the amplitude of negative portion of the signal generated by the magnetoresistive head. RAM 10 also includes a baseline reference value which is normally zero but which can be of any value designated by the designer of the disk drive system. Where the baseline reference value B is not zero then the ideal values of the positive peak will be $B + A$ and the ideal value of the negative peak will be $B - A$, where A is the ideal magnitude of the positive and negative peaks.

Microprocessor 9 is connected to registers 11, 12, 13 and 14 by bus 31. When the disk drive system is first started up, microprocessor 9 will retrieve the baseline reference value from RAM 10 and will then store the value for the baseline reference value into register 13. During each head selection operation, microprocessor 9 will retrieve the first, second and third correction factors from RAM 10 for the magnetoresistive head being selected and will store the first correction factor into register 14, the second correction factor into register 11 and the third correction factor into register 12. At this time the apparatus has been initialized such that the apparatus can compensate each digital signal generated from the analog signal on line 44.

Each digital signal generated by analog to digital convertor 8 is transferred into register 15 via bus 42. Register 15 may be eliminated if the analog to digital convertor 8 maintains the value of the digital signal a sufficient length of time for the digital signal to be compensated and for an associated compensated signal to

be presented for further processing on line 43. Adder 20 adds the digital signal on bus 41 from register 15 to the first correction factor on bus 39 from register 14. Adder 20 produces a digital baseline corrected signal on
5 bus 40.

Figure 2B shown the analog signal of FIGURE 2A after correcting the analog signal of FIGURE 2A for the baseline shift. Essentially the baseline corrected signals will have a value that would have been produced
10 by the analog to digital convertor 8 if the analog signal of FIGURE 2B had been provided to the analog to digital convertor 8. The baseline offset must be corrected before amplitude corrections can be made.

Comparator 16 compares the baseline corrected
15 signal on line 40 to the baseline reference value stored in register 13 on bus 36. If the baseline corrected signal is greater than the baseline reference value then comparator 16 will generate a first signal on line 38 to condition gate 18 to transfer the second correction
20 factor on bus 32 from register 11 onto bus 33 to multiplier 19. If the baseline corrected signal is less than the baseline reference value then comparator 16 will generate a second signal on line 37 to condition
25 gate 17 whereby the third correction factor on bus 34 from register 12 is transferred onto bus 33 to multiplier 19. If the baseline corrected signal is equal to the baseline reference value then comparator 16 will generate a first state of a third signal on line 35
30 to condition gate 21 to transfer the baseline corrected signal on bus 40 onto bus 43 as a compensated digital signal and to decondition gate 22. If the baseline corrected signal is not equal to the baseline reference value then comparator 16 will generate a second state of the third signal on line 35 to condition gate 22 to
35 transfer the amplitude corrected signal on bus 44 from multiplier 19 onto bus 43 as a compensated digital signal and to decondition gate 21.

Multiplier 19 multiplies the baseline corrected

digital signal on bus 40 by either the selected second or third correction factor now appearing on bus 33 to generate a amplitude corrected signal on bus 44.

5 Figure 2C shown the analog signal of FIGURE 2B after correcting the analog signal of FIGURE 2B for asymmetry. Essentially the amplitude corrected signal will have a value that would have been produced by the analog to digital convertor 8 if the analog signal of FIGURE 2C would had been provided to the analog to
10 digital convertor 8.

It has been found that many magnetoresistive heads produce an asymmetrical signal where either the positive or negative peak of the asymmetrical signal has the correct amplitude and does not have to be corrected. In
15 such a case the correction factor for the portion of the asymmetrical signal having the correct amplitude would be one and the apparatus of Figure 1 could be used as shown.

Alternatively, if all magnetoresistive heads in the
20 disk drive system had positive peaks of the correct amplitude then no second correction factor would have to be stored in RAM 10. FIGURE 1 would be modified by deleting register 11 and gate 18. Comparator 16 would not generate the first signal to condition gate 18, the
25 first state of the third signal would be generated when the baseline corrected signal was either equal to or greater than the baseline reference signal and the second state of the third signal would be generated when the baseline corrected signal was not either equal to or
30 greater than the baseline reference signal.

If all magnetoresistive heads in the disk drive system had negative peaks of the correct amplitude then no third correction factor would have to be stored in RAM 10. FIGURE 1 would be modified by deleting register
35 12 and gate 17. Comparator 16 would not generate the second signal to condition gate 17, the first state of the third signal would be generated when the baseline corrected signal was either equal to or less than the

baseline reference signal and the second state of the third signal would be generated when the baseline corrected signal was not either equal to or less than the baseline reference signal.

5 Finally, if the baseline reference value was equal to zero then gates 21 and 22 may be eliminated and the compensated digital signal will always be the amplitude corrected signal from multiplier 19. Comparator 19 would condition either gate 17 or 18 when the baseline
10 corrected signal was equal to the baseline reference value. When the baseline corrected signal is equal to zero, multiplier 19 will produce an amplitude corrected signal having the correct value of zero.

 The value for the first, second and third
15 correction factors for each magnetoresistive head in a disk drive system may be derived in many ways. Typically the correction factors are generated after the magnetoresistive heads have been installed in the disk drive system such that any effect that the electronics
20 in the disk drive system that might have on the baseline shift or the symmetry of the analog signal might also be compensated for. Generally a program is written and run under computer control to obtain the first second and third correction factors. A data pattern is recorded on
25 the magnetic disk, such that the time of the occurrence of the positive peaks, the negative peaks and baseline values of zero are known. The program stores the baseline reference value in register 14 and then collects a data base of a large number of digital values
30 at the time when the baseline should have a zero value. Then a first correction factor is derived from that data base by the use of any one of a number of statistically error analysis techniques to compensate for the baseline shift in the analog signal. The first correction factor
35 is then stored in register 14. A data base consisting of a large number of digital values for the positive peaks is collected and then a second correction factor is derived from that data base, by the use of any one of

a number of statistically error analysis techniques, for compensating the amplitude of the positive peaks to a specified value. A data base consisting of a large number of digital values for the negative peaks is
5 collected and then a third correction factor is derived from that data base, by the use of any one of a number of statistically error analysis techniques, for compensating the amplitude of the negative peaks to the specified value.

10 This procedure is performed for each magnetoresistive head used in the disk drive system and the first, second and third correction factors are stored in RAM 10 at the designated address for each of the magnetoresistive heads. Of course, if the apparatus
15 of FIGURE 1 had been modified so as not to use either the second or third correction factor, then that correction factor would not have to be generated or stored in RAM 10 for each of the magnetoresistive heads.

20 While the invention has been particularly shown and described with reference to the described embodiment therefore, it will be understood by those skilled in the art that changes in form and detail may be made therein without departing from the spirit and scope of the invention. Given the above disclosure of general
25 concepts and specific embodiments, the scope of the protection sought is defined by the following.

CLAIMS

What is claimed is:

1 1. An apparatus for compensating for asymmetry
2 and a baseline shift in an analog signal generated by a
3 magnetoresistive head in a disk drive system where said
4 asymmetry in said analog signal is in the form of
5 positive peaks and negative peaks in said analog signal
6 having different amplitude, said apparatus comprising:
7 first means for generating a baseline corrected
8 signal from said analog signal where said baseline
9 corrected signal is equivalent to said analog signal
10 compensated for said baseline shift; and
11 second means for generating a compensated signal
12 from said baseline corrected signal where said
13 compensated signal has positive and negative peaks of
14 the same amplitude and no baseline shift.

1 2. An apparatus for generating a digital
2 compensated signal derived from an analog signal
3 generated by a magnetoresistive head in a magnetic
4 memory system where said analog signal has a baseline
5 shift and has asymmetry in the form of positive peaks
6 and negative peaks in said analog signal having
7 different amplitudes, said apparatus comprising:
8 baseline correction means for generating a digital
9 baseline corrected signal from said digital signal where
10 said baseline correction signal is said digital signal
11 corrected for said baseline shift in said analog signal;
12 and
13 asymmetry correction means for generating said
14 compensated signal from said baseline corrected signal
15 such that said compensated digital signal will have a
16 specified absolute value whenever said digital signal
17 was derived from either said positive peak or said
18 negative peak in said analog signal.

1 3. The apparatus of Claim 2 wherein said baseline
2 correction means comprises;
3 a fourth register for storing a digital first
4 correction factor for correcting the said baseline shift
5 in said analog signal; and
6 an adder for generating said baseline
7 corrected signal by adding said digital baseline
8 correction signal to said digital signal whereby said
9 baseline corrected signal has a value that said digital
10 signal would have had if said analog signal did not have
11 said baseline shift.

1 4. The apparatus of Claim 3 wherein said
2 asymmetry correction means comprises:
3 a first register for storing a digital second
4 correction factor for modifying the absolute value of
5 said baseline corrected signal to said specified
6 absolute value when said baseline corrected signal was
7 derived from said digital signal which was derived from
8 said positive peak of said analog signal;
9 a second register for storing a digital third
10 correction factor for modifying the absolute value of
11 said baseline corrected signal to said specified
12 absolute value when said baseline corrected signal was
13 derived from said digital signal which was derived from
14 said negative peak of said analog signal;
15 a third register for storing a digital reference
16 baseline reference value;
17 a selection means for providing to a multiplier
18 said second correction factor if said baseline corrected
19 signal was greater than said reference baseline signal
20 or said third correction factor if said baseline
21 corrected signal was less than said reference baseline
22 signal; and
23 said multiplier for generating a digital amplitude
24 corrected signal by multiplying said baseline corrected
25 signal by either said second correction factor or said

26 third correction factor as selected by said selection
27 means.

1 5. The apparatus of Claim 4 wherein said
2 selection means comprises:
3 a comparator means for generating a first signal
4 when said baseline corrected signal is greater than said
5 baseline reference signal, a second signal when said
6 baseline corrected signal is less than said baseline
7 reference signal, a first state of a third signal when
8 said baseline corrected signal is equal to said baseline
9 reference signal and a second state of said third signal
10 when said baseline corrected signal is not equal to said
11 reference baseline signal;
12 a first multiplexor for providing to said
13 multiplier said second correction factor in response to
14 said first signal and said third correction factor in
15 response to said second signal; and
16 a second multiplexor for providing said baseline
17 corrected signal as said compensated signal when said
18 comparator generates said first state of said third
19 signal and said amplitude corrected signal as said
20 digital compensated signal when said comparator
21 generates said second state of said third signal.

1 6. The apparatus of Claim 3 wherein said
2 asymmetry correction means comprises:
3 a second register for storing a digital third
4 correction factor for modifying the absolute value of
5 said baseline corrected signal to said specified
6 absolute value when said baseline corrected signal was
7 derived from said digital signal which was derived from
8 said negative peak of said analog signal;
9 a third register for storing a digital reference
10 baseline reference value;
11 a selection means for providing to a multiplier
12 said third correction factor if said baseline corrected
13 signal was less than said reference baseline signal; and

14 said multiplier for generating a digital amplitude
15 corrected signal by multiplying said baseline corrected
16 signal by said third correction factor as selected by
17 said selection means.

1 7. The apparatus of Claim 6 wherein said
2 selection means comprises:
3 a comparator means for generating a second signal
4 when said baseline corrected signal is less than said
5 baseline reference signal, a first state of a third
6 signal when said baseline corrected signal is equal to
7 or greater than said baseline reference signal and a
8 second state of said third signal when said baseline
9 corrected signal is not equal to or greater than said
10 reference baseline signal;
11 a first gate for providing to said multiplier said
12 third correction factor in response to said second
13 signal; and
14 a second multiplexor for providing said baseline
15 corrected signal as said compensated signal when said
16 comparator generates said first state of said third
17 signal and said amplitude corrected signal as said
18 digital compensated signal when said comparator
19 generates said second state of said third signal.

1 8. The apparatus of Claim 3 wherein said
2 asymmetry correction means comprises:
3 a first register for storing a digital second
4 correction factor for modifying the absolute value of
5 said baseline corrected signal to said specified
6 absolute value when said baseline corrected signal was
7 derived from said digital signal which was derived from
8 said positive peak of said analog signal;
9 a third register for storing a digital reference
10 baseline reference value;
11 a selection means for providing to a multiplier

12 said second correction factor if said baseline corrected
13 signal was greater than said reference baseline signal;
14 and
15 said multiplier for generating a digital amplitude
16 corrected signal by multiplying said baseline corrected
17 signal by said second correction factor.

1 9. The apparatus of Claim 8 wherein said
2 selection means comprises:

3 a comparator means for generating a second signal
4 when said baseline corrected signal is less than said
5 baseline reference signal, a first state of a third
6 signal when said baseline corrected signal is equal to
7 or less than said baseline reference signal and a second
8 state of said third signal when said baseline corrected
9 signal is not equal to or less than said reference
10 baseline signal;

11 a second gate for providing to said multiplier said
12 second correction factor in response to said first
13 signal; and

14 a second multiplexor for providing said baseline
15 corrected signal as said compensated signal when said
16 comparator generates said first state of said third
17 signal and said amplitude corrected signal as said
18 digital compensated signal when said comparator
19 generates said second state of said third signal.

1 10. The apparatus of Claim 3 wherein said
2 asymmetry correction means comprises:

3 a first register for storing a digital second
4 correction factor for modifying the absolute value of
5 said baseline corrected signal to said specified
6 absolute value when said baseline corrected signal was
7 derived from said digital signal which was derived from
8 said positive peak of said analog signal;

9 a second register for storing a digital third
10 correction factor for modifying the absolute value of

11 said baseline corrected signal to said specified
12 absolute value when said baseline corrected signal was
13 derived from said digital signal which was derived from
14 said negative peak of said analog signal;
15 a third register for storing a digital reference
16 baseline value of zero;
17 a selection means for providing to a multiplier
18 said second correction factor if said baseline corrected
19 signal was greater than said reference baseline signal
20 or said third correction factor if said baseline
21 corrected signal was less than said reference baseline
22 signal and either said second or said third correction
23 factor when said baseline corrected signal was equal to
24 said reference baseline signal; and
25 said multiplier for generating said digital
26 compensated signal by multiplying said baseline
27 corrected signal by either said second correction factor
28 or said third correction factor as selected by said
29 selection means.

1 11. The apparatus of Claim 10 wherein said
2 selection means comprises:
3 a comparator means for generating a first signal
4 when said baseline corrected signal is greater than said
5 baseline reference signal, a second signal when said
6 baseline corrected signal is less than said baseline
7 reference signal and either said first or said second
8 signal when said baseline corrected signal was equal to
9 said reference baseline signal; and
10 a first multiplexor for providing to said
11 multiplier said second correction factor in response to
12 said first signal and said third correction factor in
13 response to said second signal.

1/2




FIG. 1

2/2




FIG. 2A




FIG. 2B




FIG. 2C

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 95/16212

A. CLASSIFICATION OF SUBJECT MATTER

G 11 B 5/39, 5/33, 5/035

According to International Patent Classification (IPC) or to both national classification and IPC ⁶

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G 11 B, G 01 R

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X, P	US, A, 5 418 660 (SATO et al.) 23 May 1995 (23.05.95), fig. 13, 21, 23; abstract; claims 1-15. --	1
X	US, A, 5 283 521 (OTTESEN et al.) 01 February 1994 (01.02.94), fig. 2, 4, 6; abstract; claims 1-13. --	1
A	WO, A, 94/19 793 (IBM) 01 September 1994 (01.09.94), fig. 7; page 4, line 14 - page 5, line 7; abstract; claims 1, 11, 13, 16, 26, 27. -----	1-11

☐ Further documents are listed in the continuation of box C.☐ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

& document member of the same patent family

Date of the actual completion of the international search
26 March 1996

Date of mailing of the international search report

06.05.96

Name and mailing address of the ISA

European Patent Office, P.O. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tlx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

BERGER e.h.

ANHANG

zum internationalen Recherchen-
bericht über die internationale
Patentanmeldung Nr.

ANNEX

to the International Search
Report to the International Patent
Application No.

ANNEXE

au rapport de recherche inter-
national relatif à la demande de brevet
international n°

PCT/US 95/16212 SAE 123897

In diesem Anhang sind die Mitglieder
der Patentfamilien der im obenge-
nannten internationalen Recherchenbericht
angeführten Patentedokumente angegeben.
Diese Angaben dienen nur zur Unter-
richtung und erfolgen ohne Gewähr.

This Annex lists the patent family
members relating to the patent documents
cited in the above-mentioned inter-
national search report. The Office is
in no way liable for these particulars
which are given merely for the purpose
of information.

La présente annexe indique les
membres de la famille de brevets
relatifs aux documents de brevets cités
dans le rapport de recherche inter-
national visée ci-dessus. Les renseigne-
ments fournis sont donnés à titre indica-
tif et n'engagent pas la responsabilité
de l'Office.

Im Recherchenbericht angeführtes Patentedokument Patent document cited in search report Document de brevet cité dans le rapport de recherche		Datum der Veröffentlichung Publication date Date de publication	Mitglied(er) der Patentfamilie Patent family member(s) Membre(s) de la famille de brevets			Datum der Veröffentlichung Publication date Date de publication
US A	5418660	23-05-95	JP	A2	5205205	13-08-93
			JP	A2	5159209	25-06-93
US A	5283521	01-02-94	CN	A	1083957	16-03-94
			CN	B	1028665	31-05-94
			GB	A0	9308307	09-06-94
			GB	A1	2267383	01-13-94
			GB	B2	2267383	07-03-95
			JP	A2	6044510	18-02-94
WO A1	9419793	01-09-94	BR	A	9400133	04-10-94
			CA	AA	2102087	19-08-94
			CN	A	1096607	21-12-94
			EP	A1	685103	06-12-94
			HU	A0	9503415	30-10-95
			JP	A2	6455773	16-09-94
			PL	A1	310176	27-11-94
			US	A	5455730	03-10-95

